This paper proposes a SystemC-AMS extension with similar features like in VHDL-AMS or Verilog-A/AMS to enable the modelling of analogue, non-linear parts of systems. It integrates smoothly into the current architecture of SystemC and allows joint simulations along with other SystemC methodologies like TLM for abstract modelling of systems.